Of the different flat panel displays that can meet the increasing requirements of customers, the active matrix OLED (AMOLED) display is a strong candidate for mobile applications owing to its high resolution, low power consumption and low cost. AMOLED panels, however, usually require multiple power supplies with different regulated voltages. Therefore, step-up switching converters that can supply multiple outputs for this application are important.
Of the different flat panel displays that can meet the increasing requirements of customers, the active matrix OLED (AMOLED) display is a strong candidate for mobile applications owing to its high resolution, low power consumption and low cost. AMOLED panels, however, usually require multiple power supplies with different regulated voltages. Therefore, step-up switching converters that can supply multiple outputs for this application are important.
A single inductor bipolar output (SIBO) converter, shown in Fig.  7 .4.1, is presented in this paper to power an AMOLED display for TDMA (GSM) mobile sets, which requires both positive and negative voltages with a gap of 10 to 12V. This converter reduces the overall size and cost of a mobile set. The most critical specification for this application is the line transient response of the positive supply, V OP , which can seriously affect the display by changing V gs of M p4 if it is not fast enough, thus changing the current I OP through the AMOLED. Based on experimentally verified data, the average variation of V OP should be strictly less than 4mV within 51.2µs of a 0.5V fluctuation in the battery voltage, V g , to avoid visible flicker on the display as illustrated in Fig. 7 .4.1. Its switching ripple should also be under 30mV for a clean image. However, for the negative output V ON , its variation only affects V ds of M p4 , and hence, its line transient and ripple specifications are not as severe. Because of the stringent requirements for V OP , some chipmakers have attempted to obtain the V OP with an LDO [1] regulator, which creates a trade-off between reduced efficiency and increased cost and area.
The converter in Fig. 7 .4.1 is a combination of two converters: V OP is obtained from a boost operation employing modified comparator control (MCC) and V ON from a charge-pump circuit with PIcontrol. The control of the power switches is simplified compared to the topologies reported in [2] by delivering charge to all outputs at every switching cycle with priority given to V OP . The charge remaining after transferring charge to V OP is used to control the PWM signal for M n1 . Therefore, the effect of battery voltage fluctuations can be seen on V ON but is very small on V OP since V OP is controlled by a comparator while V ON is controlled by a PI loop. An additional high voltage output V H (= |V ON | + V D1 ) is intentionally generated to supply all gate drivers and to bias the bodies of the power PMOS transistors to reduce the sizes of the switches. The freewheeling switch M p3 is active in the discontinuous-conduction mode (DCM) with the zero-inductor-current detection technique reported in [3] . Consequently, the size and the conduction loss of M p3 are smaller than those of the one in the converter of [4] . Fig. 7.4.1) . However, in this SIBO, the current in M n1 is I MN1 = I peak + I neg , where I neg models the negative-charge-transfer current during D 1 T. Therefore, I neg should be removed from I MN1 to obtain I peak . In this circuit, I neg is generated from the current trimming block by modeling the charge and discharge currents in the charge-pump operation producing V ON using the real inductor current shape I ac , capacitor C eq and resistor R eq . In this modeling, C eq and R eq act like C F and the on-resistance of M n1 , respectively. I ac is derived from V ac by the AC_current sense block, which senses the exact shape of I L as reported in [3] . I neg is obtained using I CFM , which models the charge current of C F during D 3 T, as illustrated in Fig. 7.4.3 . In D 3 T, since S MN is low and S VP and S VN are high, I CFM flows through M 1 , M 2 , C eq and M 3 to store charge in C eq , modeling I L diverting charge to C F . During D 1 T when S VN is low and S MN and S VP are high, the discharge current of C eq flows through M 4 , M 6 , C eq , R eq and M 8 to AC_gnd, which is a constant voltage, modeling the negative-charge current from C ON through D 1 to C F . This current is I neg , converted from I CFM by the equivalent time constant R eq •C eq of R on (M n1 )•C F . M 8 is used to reset the charge across C eq during D 2 T to make I neg accurate.
Using the information contained in I MN1 and I neg from this circuit, I peak through the inductor is obtained. The capacitor C C is used with switches M 11 and M 12 to sample a voltage proportional to the peak inductor current, I sense , during D 1 T. Offset and clock feedthrough cancellation techniques are used. 
